
10
CS4334/5/8/9
SWITCHING CHARACTERISTICS
Notes:
9.
In Internal SCLK Mode, the Duty Cycle must be 50%
1/2 MCLK Period.
10. The SCLK / LRCK ratio may be either 32, 48, or 64. This ratio depends on part type and MCLK/LRCK
Parameters
Symbol
Min
Typ
Max
Units
Input Sample Rate
Fs
2
-
100
kHz
MCLK Pulse Width High
MCLK/LRCK = 512
10
-
1000
ns
MCLK Pulse Width Low
MCLK/LRCK = 512
10
-
1000
ns
MCLK Pulse Width High
MCLK / LRCK = 384 or 192
21
-
1000
ns
MCLK Pulse Width Low
MCLK / LRCK = 384 or 192
21
-
1000
ns
MCLK Pulse Width High
MCLK / LRCK = 256 or 128
31
-
1000
ns
MCLK Pulse Width Low
MCLK / LRCK = 256 or 128
31
-
1000
ns
External SCLK Mode
LRCK Duty Cycle (External SCLK only)
40
50
60
%
SCLK Pulse Width Low
tsclkl
20
-
ns
SCLK Pulse Width High
tsclkh
20
-
ns
SCLK Period
Base-Rate Mode
MCLK / LRCK = 512, 256 or 384
tsclkw
--
ns
SCLK Period
High-Rate Mode
MCLK / LRCK = 128 or 192
tsclkw
--
ns
SCLK rising to LRCK edge delay
tslrd
20
-
ns
SCLK rising to LRCK edge setup time
tslrs
20
-
ns
SDATA valid to SCLK rising setup time
tsdlrs
20
-
ns
SCLK rising to SDATA hold time
tsdh
20
-
ns
Internal SCLK Mode
LRCK Duty Cycle (Internal SCLK only)
-50
-
%
SCLK Period
tsclkw
--
ns
SCLK rising to LRCK edge
tsclkr
--
s
SDATA valid to SCLK rising setup time
tsdlrs
--
ns
SCLK rising to SDATA hold time
MCLK / LRCK = 512, 256 or 128
tsdh
--
ns
SCLK rising to SDATA hold time
MCLK / LRCK = 384 or 192
tsdh
--
ns
1
128
Fs
----------------------
1
64
Fs
-------------------
1
SCLK
-----------------
tsclkw
2
------------------
1
512
Fs
----------------------10
+
1
512
Fs
----------------------15
+
1
384
Fs
----------------------15
+